We present a new method for the synthesis for logical initializability of synchronous state machines. The goal is to produce a gate-level implementation that is initializable when simulated by a 3-valued (O,l,X) simulator. We build on the approach of Cheng and Agrawal who constrain state assignment to translate functional initializability into logic initializability [4, 51. We propose an alternative method which is guaranteed safe and not a s conservative. In addition, we propose necessary and sufficient conditions on 2-level and multi-level logic synthesis to insure 3-valued simulation succeeds.
INTRODUCTION
It is well known that state encoding can influence the logical initializability of an FSM implementation [4, 51. If the sole objective of an "optimal" state assignment is to minimize the amount of logic, one may end up with implementations that are logically uninitializable. That is, a 3-valued (O,l,X) logic simulator may not be able to initialize the circuit even when its FSM has a synchronizing sequence.
Traditionally, several different approaches to initializability have been used. Each of these assumes different models of initializability (such as single-or multi-vector) and of simulation (such as true-value or 3-value). Further, while the Wehbeh and Saab [3] algorithm analyzes the gatelevel circuit to determine if it is initializable, there are other methods that enable one to synthesize for initializability. We build on the approach of Cheng and Agrawal [4, 51 who produce a state assignment to translate a functionally initializable finite state machine into a logically initializable gate-level circuit.
The property of initializability is useful for several reasons. It is needed for physically resetting machines should they go out of synchronism. Logical initializability is required for several fault simulators and non-scan ATPG's, such as STG [2] and CONTEST [l] to work effectively.
There are two views on initializability. Functional initializability is a top-level property that implies existence of a synchronizing input sequence which takes the state machine into a unique state irrespective of the initial state. On the other hand, logzcal initializability is a gate-level property, that implies the physical circuit will be initialized to a unique state under 3-valued simulation. Logical initializability requires functional initializability, and is, therefore a stronger property. Our focus in this paper will be on synthesis for logical initializability.
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Contributions of this paper
In previous work [4, 51, a method was proposed which attempted to translate functional initializability into logical initializability by imposing certain constraints on state assignment. We demonstrate that these constraints are neither necessary nor sufficient. We propose an alternative method which is not as conservative and is guaranteed to be safe.
In addition, in [5] , it was indicated that combinational logic synthesis influences initializability under 3-valued simulation. However, the technique of 2-level logic synthesis proposed in [5] is a heuristic one, and not guaranteed to succeed. In this work, we present precise (necessary and sufficient) conditions on 2-level and multi-level logic synthesis to insure logical initializability.
In short, given a functionally initializable finite state machine, our synthesis technique guarantees a logically initializable gate-level circuit. It handles both single-vector as well as multi-vector initializability.
PREVIOUS WORK
A typical synthesis path consists of several steps. Initializability considerations can be incorporated at various levels, as shown in Fig. 1 . The figure also shows some of the recent work on initializability at different levels in the synthesis path. The method of Rho et. al. [6] analyzes a functional description of a state machine and generates functional initialization sequences, if any. This method uses BDD's and produces minimum-length sequences. Wehbeh and Saab [3] present a method which determines if a gate-level implementation is initializable. It is able to generate both functzonal and logical initialization sequences.
The above two methods are not synthesis-forinitializability techniques; they are analysis techniques to find initialization sequences. The method of Chakradhar et. al. [7] , on the other hand, is a synthesis method for logical initializability. It targets asynchronous design and is essentially a search procedure for finding initialization sequences and concomitant don't-care assignments for initializability. Cheng and Agrawal [5] introduce a synthesis-forinitializability method for synchronous circuits. This method includes a novel state assignment step to insure logical initializability.
Banerjee et. al.
[8] present a technique that targets the highest level in the synthesis path-it modifies the top-level functional specification (signal transition graph) for initializability of asynchronous circuits. However, initializability is achieved only at the cost of some reduction in concurrency.
The synthesis procedure we present in this paper builds on the state assignment method of Cheng and Agrawal [4, 51. Additionally, our method provides for a complete combinational logic synthesis step, which is shown to be critical for logical initializability.
BACKGROUND
The Cheng-Agrawal Method In this Section we review the Cheng and Agrawal state assignment method [4, 51. The basic approach is as follows:
given a finite state machine and a synchronizing sequence, constrain the state encoding step to insure logical initializability.
We first show how state encoding can affect logical (3-valued) initializability. Consider the functionally initializable machine M in Fig. 2 Figurle 3: Groups faces "track" state groups
O U R SYNTHESIS METHOD: AN OVERVIEW
The technilque we present in this paper is a synthesis method for logical (3-valued) initializability. Given a finite state machine and a synchronizing input sequence, our method consists of the following steps:
Step #1: constrained state assignment (a) generate face embedding constraints (b) generate don't-care intersection constraints
Step #2: combinational logic synthesis 5 CONSTRAINED STATE ASSIGNMENT
5.1
In [15] we demonstrated that when considering encoding of symbolic st,ates, the constraints of [4, 51 are unnecessarily restrictive, and safely relaxed those constraints. In this subsection, we will review the method of [15] for producing relaxed face embedding constraints. Again, consider the machine in Fig. 2 . A synchronizing sequence foir the machine was 100, resulting in state group Our relaxed face-embedding constraints (RFEC's) are:
It is easy to see that our RFEC constraints are less restrictive than the original constraints: sj E Gi implies
Step #I (b): Don't-care Intersection Constraints
In this subsection, we demonstrate that the conditions of [4, 51, in general, may be unsafe. We show that even if these conditions are satisfied, the resulting circuits may still be uninitializable. In particular, we show that the issue of filling in don't-care entries is important, and cannot be left entirely to the later stages of synthesis. Consider the state machine of Fig. 4(a) . It has a singlevector initialization sequence I = 1. Fig. 4(c) shows a state encoding satisfying the face-embedding constraints (there are none). It uses two bits to encode three states, thereby introducing a fourth state (11) that has no symbolic equivalent (a non-symbolic state). If a later step assigns state 11 a next-state (NS) entry of 10 on input 1, then the machine is no longer initializable; the 3-valued simulation trace is:
XX -?-+ XO. Therefore, if non-symbolic states can be assigned arbitrary NS values (during logic synthesis), a noninitializable circuit may result.
Simulation fails because the NS entry, 10, for state 11 lies outside of the state group being simulated, ( S I ) , thus throwing initialization off course. However, observe that if the NS value were assigned to S1 (00) instead, the circuit would be initializable: XX"O0. The solution in this case, therefore, is to assign to the DC next-state entry a value lying within the next group-face. ' In this example, we use 100 as the synchronizing sequence even though 00 is a shorter synchronizing sequence. However, the same problem can arise even starting with a minimum-length sequence.
In general, though, there are examples where using the Cheng-Agrawal method (or our RFEC method) results in a circuit that is uninitializable for every assignment of don'tcares. Applying a synchronizing sequence gives the following state groups:
( S~S~S S )
-% (S3). A state encoding that satisfies the above constraints is shown in Fig. 5(b) . Bit-vector 0111 is a non-symbolic state with an as yet unassigned NS value. A careful analysis shows that this non-symbolic state cannot be assigned any N S value for input 00 while preserving initializability! In particular, state 0111 is embedded in the group-faces of (SISZS~) as well as ( S~S~S G ) .
The latter embedding mandates the NS value of this non-symbolic state to be set to S3. The former embedding requires the NS value to be set to a state in the column containing (S, S8Sg) . These two conditions are not simultaneously satisfiable. For example, assuming the NS value is set to S3, the resulting simulation trace is: xxxx 3 oxlx 3 xxxx 3 xxxx -3 xxxx.
To insure that there are no conflicting demands on the assignment to a don't-care, we can draw up pairs of groupfaces and force them to be disjoint. Then, no non-symbolic state can belong to both of them, so the above problem is circumvented. One way to do this is to introduce an n+k dichotomy constraint between each G, and Gk in the state group sequence, represented as (G,; Gk), if G, and Gk are followed by the same input vector but G3+1 and Gk+l do not intersect. In this case, a DC entry in G3 n Gk may not have any consistent NS assignment. In the above example, we therefore add dichotomy (SlS2S3; S4S5Ss). This results in the state encoding of Fig. 6(b) .
Consider the example of Fig. 5(a) .' 
'This state machine is incompletely-specified, but our analysis also applies to completely-specified machines. DCIC, as well as RFEC, are dichotomies; these constraints can always be solved using existing algorithms (See [IO] ).
Together, RFEC and DCIC are sufficient to produce a state assignment for logical initializability.
STEP #2: COMBINATIONAL LOGIC SYNTHESIS
In [5], Cheng and Agrawal mention another issue: that combinational logic synthesis influences 3-valued simulation, and hence initializability. They surmise that initializability can be preserved by separately optimizing each output, as opposed to doing multi-output optimization. However, we discovered that this is neither necessary nor sufficient.
In this section, we introduce necessary and sufficient conditions for combinational logic synthesis to insure 3-valued simulatability. In particular, we show that these conditions correspond precisely to hazard-free synthesis requirements (cf. Nowick [12], Eichelberger [ll] ). Our conditions apply to both 2-level and multi-level logic.
How logic synthesas affects $valued simulatability
The following example illustrates how logic synthesis can affect 3-valued simulatability, and hence initializability.
Example. Let Y be the Boolean function of three variables a, b and c shown in the K-mar, of Fin. 7(a). Let it be implemented in 2-level AND-OR iogic using 'two terms: Y = ab + 6c. The reason simulation succeeds in this case is that the term bc evaluates to 1 irrespective of the value of a. Therefore, this implementation of Y is correctly simulatable for the input combination abc = X11.
Thus, we have shown that logic synthesis has an impact on 3-valued simulatability.
Simulatability and Hazard-freedom
The covering requirements for simulatability presented in the previous subsection are very similar to the covering requirements for hazard-freedom (cf. [ll, 121).
Refer once again to Fig. 7 . In the simulatability framework, the highlighted column corresponding to abc = X11 represented indeterminacy in the values of the inputs-the 0 value of a was unknown. In order for Y to be simulatable to 1 for this input combination, the requirement added was that the cube bc be covered some term of the cover.
Let us now interpret the above result from the point of view of hazard-freedom. If the same column abc = X11 is now regarded as representing an input transition 011 --+ 111
(or 111 + 1311) which spans X11, then the requirement to insure a gliitch-free output Y (static 1 + 1 transition) is precisely that cube bc be covered by some product term.
In the hazard framework, cube bc is called a required cube; some product must cover the required cube for the transition to be hazard-free (see [ll, 12, 91). Thus, we are able to relate 3-valued simulation to the transient behavior for the given example: if the implementation of Y is not simulatable to 1 over Z = X11, then the same implementation has a static 1 --+ 1 logic hazard for any transitlion spanning Z.
We now formalize and generalize this result: given an arbitrary multi-level circuit, such as the one in Fig. 8 , simulatability for a given 3-valued input vector corresponds precisely to hazard-freedom for a spanning input transition. What the above theorem states is that if "indeterminacy" of a 3-valued input is translated into an input transition, then iindeterminacies on wires elsewhere in the circuit manifest themselves as transients (transitions or hazards) on those wires.
multl-level circuit
Let us now consider the special case of interest in our synthesis procedure: for the given 3-valued input, the circuit output is functionally equal to 1 (or 0 ) , but 3-valued simulation is not faithful (yields a value X), as in Figure 7(a) .3 We call such a scenario "non-simulatability." It is clear that the result of hazard simulation for the output will be a "tiransient" (dynamic transition or static hazard), due to Thelorem 6.1. Since the circuit output is functionally equal to 1 (or 0 ) , the result of hazard simulation cannot be a dynamic transition. Therefore, the output exhibits a static hazard. This is stated in the following corollary.
Corollary 6.1 (non-simulatability static logic h a z a r d transition). If a circuit is non-simulatable for a 3-valued input a, then that circuit has a static logic ~~~~~ ~ 31t can easily be shown that RFEC and DCIC constraints insure that the output is functionally 1 (or 0) for each 3-valued input of interest [16] .
hazard for every transition 6, where 6 "spans" CY. And, conversely, a static logic hazard implies non-simulatability.
Proof. See [16] .
Logic Synthesis
The key result of the previous subsection was that for 3-valued simulatability, the circuit should be static hazardfree for certain input transitions. Conversely, any circuit realization that is free of static hazards for those input transitions, is also simulatable. This, then, provides us a technique for 2-level logic synthesis for simulatability. For the special case of a 2-lcvcl AND-OR implementation, the conditions for hazard freedom were presented in [11, 12, 91 . To eliminate static logic hazards ( [S, ll] ), the covering requirements are of the form of cubes that must be covered by some product term of the cover-these are called required cubes.4 Techniques for minimization of hazard-free logic based on required cubes can be found in [12] .
The duality between simulatability and hazard-freedom enables us to do multi-level logic synthesis for simulatability as follows: (a) do 2-level hazard-free logic synthesis, and (b) use those multi-level transformations that do not introduce any static-hazards for input transitions that span the 3-valued input vectors (see [13] ). Corollary 6.1 provides the basis for the correctness of this procedure. Alternatively, direct multi-level hazard-free synthesis methods based on BDD's can be used [14] . Table 1 presents the results of our synthesis-forinitializability method on several synchronous state machine examples. We only focus on the state assignment step (Step 1) here.
RESULTS
Column I/S indicates the number of inputs and the number of states respectively, for each example. Column
Coding Length compares the length of the state encoding produced by three methods: (1) the Base method which does not incorporate initializability considerations; (2) the Cheng-Agrawal synthesis-for-initializability method (CA); and (3) Our method. For each of these examples, our method used the same number of state bits as the Base method, whereas the Cheng-Agrawal method used more bits in 2 cases. Therefore, for the examples considered, our method was able to achieve initializability without incurring any additional cost in terms of coding length.
Column #Constraints lists the number of encoding constraints generated by the Cheng-Agrawal method and by our method. Our method uses fewer face-embeddingconstraints (FEC's or N -+ 1 dichotomies) than the ChengAgrawal method for almost all of the examples, and it never uses more. Moreover, our method needed to generate a don't-care intersection constraint (DCIC or N -+ k dichotomy) for only one circuit.
The columns Init? report whether or not the implementations produced were actually initializable. Our method always produced correct initializable implementations. In fact, it guarantees initializability. On the other hand, the Cheng-Agrawal method produced incorrect results for one example: for c-4, the implementation produced by the CA method is not initializable. In contrast, our method used fewer face-embedding-constraints, and only one additional 4 T h e transitions are function hazard free, since t h e function value is all 0 (1) throughout t h e transition. Therefore, t h e constraints for static logic hazard-freedom can always be solved [12] . 
CONCLUSIONS
In this paper we have presented a new synthesis for logical initializability method. We have included a state assignment step and a combinational logic synthesis step. For state assignment, we first reviewed our relaxed face embedding constraints presented in [15] . We then introduced the new don't-care intersection constraints and constraints on combinational logic synthesis. Our method guarantees logical initializability for the resulting circuit under 3-valued simulation. Preliminary results show little logic overhead.
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